XpressVUP-LP5P

Diagrams

Tech spec

FPGA and Configuration Modules

• Xilinx Virtex UltraScale+ 16nm FPGA
• XCVU5P-L2FLVB2104E (Production)
• 1,26 M System Logic Cells
• 132 Mb UltraRAM (high-density, dual-port, synchronous memory block available in UltraScale+)
• JTAG connector for external Xilinx USB cable
• 2x Nor Flash for dual quad SPI (x8) configuration mode

Communication Interfaces

• PCI Express x16 (Gen 1, 2 or 3)
• 2 x QSFP28 quad optical cage (2 x 4 XCVR : 28 Gb/s per link)
• 10 GbE/25GbE/50GbE/100GbE/2 x 100GbE networking interface
• Other protocols supported by the QSFP28 modules

Memory

• On board DDR4, 2x banks by 64 bits + 8 bits ECC, total 8GB
• On board QDR-II+, 2x banks by 18 bits, total 144Mbits

Operating Range : 10°C to 45°C

Power

• Max 100W
• Delivered with a passive custom heatsink

Other resources

• On board programmable PLL oscillator (Si5345), highly flexible and configurable clock generator.
• On board high precision oscillator provides clock accurate 20MHz-0.05ppm for Precision Time Protocol (PTP) Ethernet, synchronisation protocol standardized IEEE 1588
• One coax connector for PPS (pulse per second) that allows a synchronisation of multiple electronics parts

Board Dimensions

• Length : 167.7mm (6.59inches)
• Height : 68.9mm (2.71 inches) / Low Profile PCIe
• Thickness : 1.57 mm (0.062 inches) / Standard Thickness PCIe

Standards and compliance

• RoHS/REACH compliant
• UL certified
• ISO9001 Facility

Videos

Deliverables

Board content

• Low-profile (half-height) form factor PCIe Board
• PCIe standard or low profile bracket
• XpressVUP Board Support Package
• JTAG adapter board for external USB Xilinx Cable
• Mechanical files (3D DWF/STEP models and 2D drawing) (upon request)

Ordering information

"Turbo version"                               //       XpressVUP-LP5PT

CAPI 2.0 SUPPORT

The XpressVUP is CAPI 2.0 capable on the POWER9 CPU host processors(IBM) and also supports the IBM SNAP framework.

With little FPGA knowledge, the SNAP framework allows application engineers to quickly create FPGA-based acceleration programs in a server environment.

It uses the  IBM CAPI 2.0 Interface which works on standard PCIe physical lanes, but with the benefits of lower latency and coherent memory sharing between CPU and FPGA.

With limited engineering efforts, the XpressVUP board, in combination with CAPI2.0 SNAP, gives our customers the opportunity to significantly increase the performance of applications like storage, Network and  analytics programming.

Note :

CAPI 2.0 stands for Coherence Accelerator Processor Interface

SNAP stands for Storage, Network, and Analytics Programming

BLOCK DIAGRAMS :