AV145 – Zynq® Ultrascale+™ RFSoC
Aperçu du produit
L’AV145 fait partie de notre gamme de solutions de conversion de données et de traitement du signal à haut débit basées sur la norme VITA 46, VPX.
L’AV145 est entièrement conforme à la norme OpenVPX, permettant diverses communications protocoles tels que PCIe, SRIO, 1 Gbit et XAUI 10 Gbit Ethernet, ainsi que non OpenVPX adoptés standard tel que Aurora.
L’AV145 comprend un XCZU47DR Xilinx® ZYNQ® Ultrascale+ ™ RFSoC GEN 3 avec le minimum de ressources externes pour les applications à faible consommation.
L’AV145 dispose de huit canaux ADC 14 bits 5 Gsps et de huit canaux DAC 14 bits 9,85 Gsps avec performances analogiques optimisées, ce qui le rend parfaitement adapté aux applications de traitement du signal embarqué tels que la guerre électronique, les émetteurs/récepteurs radar à large bande ou la communication à large bande applications.
L’AV145 dispose d’une référence interne à très faible gigue et de deux synthétiseurs d’horloge et peut être utilisé avec référence externe pour une plus grande flexibilité.
L’AV145 Xilinx® ZYNQ® Ultrascale+ ™ RFSoC XCZU47DR offre une puissance de traitement impressionnante capacité de plus de 5,5 TMAC (Multiply Accumul per second), quatre Arm Cortex-A53 1333 MHz cœurs, une mémoire SDRAM DDR4-2400 512M64 ou 1G64 pour le traitement des données, deux 2 Gb synchrones Mémoire FLASH pour le démarrage du programme et un SSD NVMe intégré de 1 To.
L’AV145 fournit une interface GbE, une interface UART et une interface USB 2.0.
L’AV145 est livrée avec un Linux embarqué et tous les cœurs nécessaires pour créer des applications FPGA utilisateur.
Avantages clés
- 8 canaux 14-bit 5 Gsps ADC
- 8 canaux 14-bit 9.85 Gsps DAC
- Deux synthétiseurs d'horloge à très faible distorsion
- Référence d'horloge d'échantillonnage externe ou interne
- AMD Zynq®Ultrascale+™ ZU47DRRFSoC programmable par l'utilisateur
- 1x DDR4-2400 SDRAM jusqu'à 1G64
- Un SSD embarqué NVMe 1TB
- 3U conforme à la norme OpenVPX
- Versions robustes refroidies par air et par conduction
Schémas
Specs techniques
Analog Inputs/Outputs• Input coupling: AC
• Full power bandwidth: > 6 GHz • Full scale: 8 dBm • Output coupling: AC • Full power bandwidth: > 6 GHz • Full scale: -3 dBm • Impedance: 50 Ohm • Connectors: SMPM
|
Xilinx ZYNQ Ultrascale+ RFSoC• XCZU47DR-1FFVE1156I
|
Firmware support• VHDL cores for all hardware resources
• Base design • Supported by Xilinx VIVADO (version TBD)
|
14-bit 5 Gsps ADCs
The AV145 supports eight Analog to Digital conversion channels from the RFSoC GEN 3 device with up to 14-bit 5 Gsps conversion rate.
The AV145 provides eight front panel SMPM connectors for analog inputs.
Single ended input signals are AC coupled with an input bandwidth from 10 MHz to more than 6 GHz with 8 dBm input level.
14-bit 9.85 Gsps DACs
The AV145 supports eight Digital to Analog conversion channels from the RFSoC GEN 3 device with up to 14-bit 9.85 Gsps conversion rate.
The AV145 provides eight front panel SMPM connectors for analog outputs.
Single ended output signals are AC coupled with an ouput bandwidth from 10 MHz to more than 6 GHz with -3 dBm output level.
Clock
The AV145 provides one ultra-low jitter clock synthesizer for the ADC channels and one ultra-low jitter clock synthesizer for the DAC channels, both locked on a common 100 MHz internal reference or on the external reference.
The AV145 supports a 10 to 200 MHz external reference input either from a front panel SMPM connector or from the VPX P2 Connector. A reference output is available on a front panel SMPM connector and on VPX P2.
RFSoC
The AV145 is fitted with a Xilinx® ZYNQ® Ultrascale+™ GEN3 XCZU47DR user programmable RFSoC. Only few resources are used to control and communicate with external hardware such as VPX Interface or clock synthesizers, leaving most of the logic, block RAM, Ultra RAM and all DSP resources available for customer processing.
Dedicated to signal processing, the Xilinx ZYNQ Ultrascale+ XCZU47DR RFSoC include 930 K logics cells, 38 Mbit of RAM blocs, 22.5 Mbit of Ultra RAM, 2 PCIe GEN3x16 interface blocs and 4,272 DSP48 slices for an impressive processing
power of more than 5.5 TMACs.
The RFSoC is delivered in -2 speed grade.
VPX interface
The AV145 features an OpenVPX VITA 65 compliant interface with support for two Fat Pipes for Data Plane connected to the RFSoC Programmable Logic.
The AV145 also supports one GbE interface configurable as 1000BASE-T or 1000BASE-BX, one UART and one USB2.0 interfaces connected to the RFSoC Processing System.
The AV145 features 18 LVDS differential pairs configurable as 36 single-ended LVCMOS on P2.
The AV145 features one low phase noise clock generator able to synthesize clock references for the RFSoC GTRs and GTYs, allowing support of all major protocols such as Aurora, GigE, PCIe Gen 1, 2 and 3, SATA, SRIO and XAUI 10Gbit Ethernet up to 25.785 Gbps
Memories
The AV145 includes one 512M64, with support for up to 1G64, DDR4-2400 SDRAM memory bank connected to the RFSoC Processing System.
The AV145 features two 2 Gbit QSPI FLASH memories used to store the RFSoC boot files and Programmable Logic configuration files.
A 512GB or 1TB NVMe SSD is connected to the RFSoC Processing System embedded PCIe interface for data storage.
Software and Firmware
The AV145 is delivered with a Linux distribution for the Arm Cortex-A53 cores.
The AV145 comes with a firmware package which includes VHDL cores allowing for control and communication with all AV145 hardware resources.
A base design is provided which demonstrates the use of the AV145 and gives users a starting point for firmware development. The AV145 firmware package is supported on the Xilinx VIVADO® (version TBD) design suite.
Software
The AV145 is delivered with a Linux BSP.
Ruggedization
The AV145 is delivered in air cooled and conduction cooled standard or rugged versions for use in severe environmental conditions.
Standard VITA 47 supported ruggedization levels are EAC4, EAC6 and ECC4
Livrables
| Part Number | A | V | 145 | - | rr | - | a | |
|---|---|---|---|---|---|---|---|---|
| Ruggedization level | Air Standard Air Rugged Conduction Rugged |
- - - |
- - - |
- - - |
- - - |
AS AR CR |
- - - |
- - - |
| Options | ZYNQ Ultrascale+ RFSoC ZU47DR | - | - | - | - | - | - | 1 |
Ruggedization
| Air flow, Standard AS (VITA 47 EAC4) |
Air flow, Rugged AR (VITA 47 EAC6) |
Conduction Standard CS (VITA 47 ECC3) |
Conduction Rugged CR (VITA47 ECC4) |
|
|---|---|---|---|---|
| Operating Temperature |
0°C to +55°C (1) (10 CFM airflow at sea level) |
-40 to +70ºC (1) (20 CFM airflow at sea level) |
-40°C to +70°C (Card Edge) |
-40°C to +85°C (Card Edge) |
| Non Operating Temperature | -40°C to +85°C | -50°C to +100°C | -50°C to +100°C | -55°C to +105°C |
| Operating Vibration (Random) |
5Hz - 100Hz +3 dB/octave 100Hz-1kHz = 0.04 g2/Hz 1kHz - 2kHz -6 dB/octave |
5Hz - 100Hz +3 dB/octave 100Hz - 1kHz = 0.04 g2/Hz 1kHz - 2kHz -6 dB/octave |
5Hz - 100Hz +3 dB/octave 100Hz - 1kHz = 0.1 g2/Hz 1kHz - 2kHz -6 dB/octave |
5Hz - 100Hz +3 dB/octave 100Hz - 1kHz = 0.1 g2/Hz 1kHz - 2kHz -6 dB/octave |
| Operating Shock | 20g, 11 millisecond, half-sine | 20g, 11 millisecond, half-sine | 40g, 11 millisecond, half-sine | 40g, 11 millisecond, half-sine |
| Operating Relative Humidity |
0% to 95% non-condensing |
0% to 95% non-condensing |
0% to 95% non-condensing |
0% to 95% non-condensing |
| Operating Altitude |
@ 0 to 10,000 ft with adequate airflow |
@ 0 to 30,000 ft with adequate airflow |
@ 0 to 30,000 ft | @ 0 to 60,000 ft |
| Conformal Coating | No | Optional (default acrylic AVR80) | Yes (default acrylic AVR80) | Yes (default acrylic AVR80) |
ECCN
ECCN number: 3A002h1
Applications
- Electronic Warfare – Radar-ESM - ECM
- Wideband Radar Transmitter / Receiver
- MIMO
- Wideband Communication